A pipelined floating point adder (only part of the standard is implemented).
Primary LanguageSystemVerilog