collection of Verilog code samples e.g. for FPGA
AXI-lite slave with four ready-/valid ports
AXI-lite master (largely for simulation)
- makefile for MinGW
- .bat file for mapping directory to f: drive on windows (ugly but efficient approach to managing path names)