A Harvard six stages pipelined processor that implements fullforwarding, static branch prediction and interrupt handling. A Special Compiler for compiling the instruction set commands to machine code.
Click Here for Higher Resolution Design
- VHDL used for implementing the processor
- C++ used for implementing the compiler
- Create a project using modelsim and add all vhdl files.
- Compile all files.
- Run compiler.cpp on your desired code.
- Copy any do file and edit the memory importing command and any intializations.
- Run your do file and Watch your code in action.
You can find more about the project specifics in the project document and reference textbook.
- Project Description
- Computer Organization and Design - Fifth Edition - David A. Patterson & John L. Hennessy