moeinsh78/MIPS-processor
Designed MIPS processor using VerilogHDL language with 3 different approaches: Single-cycle, Multi-cycle and Pipeline
Verilog
No issues in this repository yet.
Designed MIPS processor using VerilogHDL language with 3 different approaches: Single-cycle, Multi-cycle and Pipeline
Verilog
No issues in this repository yet.