Build system for the mojo fpga using xise tools
Primary LanguageVerilog
This is a minimal set of makefiles to build sample mojo_top code