/UART

Making a UART Interface with VHDL tested on FPGA

Primary LanguageVHDL

Watchers