Superscalar Out-of-order Processor Simulator An architectural simulator that assesses the performance of a simplified superscalar out-of-order RISC processor using Tomasulo’s algorithm with speculation in addition to cache organization.