/single-port-FIFO

single port FIFO ，read and write simultaneously

Primary LanguageVerilog

#   single port FIFO,read and write simultaneously  
    FIFO MEMORY WITH SINGLE PORT MEMORY MODULES FOR ALLOWING SIMULTANEOUS READ AND WRITE OPERATIONS
    abstract:
    Use  single port ram to implement.
    One for odd address ,one for even address,access the two ram alternately .