/CSE125-Final-Project

This project implements a simple tapped delay line TDC.

Primary LanguageVerilogBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause

No issues in this repository yet.