Geeks
nandland
/
UART
UART in Verilog and VHDL
Primary Language
Verilog
MIT License
MIT
UART GitHub
Markdown
Readme
1
Issue
9
Stargazers
2
Watchers
Issues
Closed issue
o_TX_Done pulses for 2 clock cycles, should just be 1
#1 opened
2 years ago
by
nandland
0