/EasyVerilog

EasyVerilog is an IDE that attempts to make writing verilog easier.

Primary LanguageTcl

EasyVerilog

EasyVerilog is an IDE that attempts to make writing verilog easier.