Prototype of Processor with Simple Risc Architecture Implemented using Logisim (http://www.cburch.com/logisim/) Instructions are feed into memory as Opcodes and output can be seen in hex display
you can see screenshots in /Screenshots folder
Prototype of Processor with Simple Risc Architecture Implemented using Logisim
you can see screenshots in /Screenshots folder