/yosys-examples

Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)

Primary LanguageVerilog

No issues in this repository yet.