RISC-V RV32{E}I CPU embedded in microcontroller-style SoC based on Wishbone bus
Primary LanguageSystemVerilogMIT LicenseMIT