/auto_simple_adder

A simple adder on Digilent's Zybo Z7-20, based on workflows presented in Xilinx's revision control tutorial (UG1198).

Primary LanguageVerilogMIT LicenseMIT

No issues in this repository yet.