This is a SPI Master Module Written in Verilog
Primary LanguageTclMIT LicenseMIT
This repository is not active