/CPU-Cache-System

A successful implementation of a simplified CPU cache system in SWI Prolog and Haskell that works by retrieving data (from cache if possible, otherwise from memory) given the memory addresses of the data and successfully updating the cache upon the data retrieval.

Primary LanguagePrologMIT LicenseMIT

Hi , I am Omar Sherif Ali

Computer Science Engineer | FullStack Web & API Developer


Welcome to CPU-Cache-System

Logo

CPU-Cache-System

The aim of the project is to implement a system that provides these features to the parties involved!

Report Bug · Be a Contributer

💡 Description

A successful implementation of a simplified CPU cache system in SWI Prolog by taking advantage of the Logic Programming Paradigm and another time by Haskell by taking advantage of Functional Programing Paradigm that works by retrieving data (from cache if possible, otherwise from memory) given the memory addresses of the data and successfully updating the cache upon the data retrieval.

  • Direct Mapped Cache
  • Fully associative Cache
  • Set Associative Cache

(back to top)

💻️ Languages & Concepts Used

(back to top)

Author: Omar Sherif Ali - OSA

(back to top)

Connect with me


Made with ❤️ by Omar Sherif Ali - OSA.

© OSA - 2022

(back to top)