/Pipelined-Processor-Design

Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Primary LanguageHTML

Watchers