A bit-serial CPU written in VHDL, with a simulator written in C.
Primary LanguageVHDLMIT LicenseMIT
No issues in this repository yet.