/vivadoIP_power_sink

Toggle FFs, SRLs and BRAMs to drain power for testing purposes

Primary LanguageVHDLOtherNOASSERTION

Issues