A simple implementation of a UART modem in Verilog.
Primary LanguageVerilogMIT LicenseMIT
No issues in this repository yet.