/rnn-fpga

implementing a Recurrent Neural Network with binarized weight format on FPGA

Primary LanguageCBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause

The codes implement LSTM, GRU RNN models with two rounding methods, including Binarization and Ternarization on FPGA.