/benchgen

Testbench generator for SystemVerilog modules. [MIT License]

Primary LanguagePythonMIT LicenseMIT

Watchers