/VerilogGen

A small compiler which turns user-defined rules to verilog code

Primary LanguagePython

This repository is not active