A VHDL UART for communicating over a serial link with an FPGA
Primary LanguageVHDL
No issues in this repository yet.