pkpio/dual_core_PUF_with_PDL_and_ethernet

Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14

Verilog