/Verilog_Modulo_Reduction

This is a project that shows how to create a reduction in modulo (moduli) function that runs in simulation and can be sintetized (RTL diagram).

Primary LanguageVerilogMozilla Public License 2.0MPL-2.0

Verilog_Modulo_Reduction