IITB-RISC is a six stage pipelined processor described in VHDL and implemented on an FPGA
Primary LanguageVHDL