/digital-logic-design-project

This project aims to create a network of logic gates that implements a simplified version of the standard algorithm for the histogram equalization method of an image, by recalibrating the contrast of an image when the range of intensity values is very close together.

Primary LanguageVHDL

Watchers