24 Hour Clock implemented in Verilog for Artix-7 based Basys 3 board.
Primary LanguageVerilogMIT LicenseMIT