pyuvm/pyuvm

Add UVM Register Access Sequences

Closed this issue · 2 comments

eminakgun commented

Hi, I was looking for RAL access sequences that exists in UVM standard. Are there any ongoing work that I've missed?

raysalemi commented

Hi!

RAL is at the HEAD of master right now. I will be releasing a dev version next week.