This is a chip router simulation system for multi-core and multi-chip systems. It's created by Yukuan Yang, Tsinghua University. This project will be continuously improved. If you have any questions, please feel free to contact me through yyk17@mails.tsinghua.edu.cn.