/swRDMA

Primary LanguageSystemVerilog

mocrobenchmark

python3 postElaborating.py swrdma PkgGen -t -p

PkgGen module problem

when io_start signal go 0 from 1 and write is doing, will waiting for ready signal