/adder_verilog

adder_verilog

I am creating a verilog code for basic addition