ranjith-dhananjaya/CMOS-OTA-design-using-Cadence-45nm-process-technology
A 2 stage CMOS OTA with Differential amplifier with active load as the first stage followed by Common Source stage using Cadence
A 2 stage CMOS OTA with Differential amplifier with active load as the first stage followed by Common Source stage using Cadence