This is a template for projects using the Quartus Prime suite with the DE10-Lite FPGA board.
Primary LanguageVerilog