A collection of formal properties for hardware buses, and cores using them.
Primary LanguageVerilogMIT LicenseMIT