My second attempt at a RISC-V CPU with learnings form my previous attempt.
Primary LanguageSystemVerilogOtherNOASSERTION