Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
Primary LanguagePythonMIT LicenseMIT