Geeks
rubencp
/
DDR2_Controller
DDR2 memory controller written in Verilog
Primary Language
Verilog
DDR2_Controller GitHub
Markdown
Readme
0
Issues
0
Stargazers
2
Watchers
No issues in this repository yet.