/dsp_xilinx_ip

Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python

Primary LanguageVerilog

No issues in this repository yet.