rvxfahim/dsp_xilinx_ip
Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python
Verilog
No issues in this repository yet.
Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python
Verilog
No issues in this repository yet.