most primitive risc-v core ever written by me in VHDL. It implements only I instruction set.
Primary LanguageVHDL