SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
Primary LanguageScalaMIT LicenseMIT
No one’s star this repository yet.