samueldotj/TeeRISC

A RISC CPU from scratch