Singlecycle-Architecture •Singlecycle Datapath Design was implemented using verilog HDL. •The instructions are stored in the Instruction Memory(IM). •The following design was implemented. • Six instructions were implemented. • The Output Waveform
