/esn_v

Verilog echo state network implementation for online signal processing

Primary LanguageVerilogApache License 2.0Apache-2.0

esn_v

Verilog echo state network implementation for online signal processing

This design uses the DE2-115 board from Terasic as an implementation platform. The chip installed is the Cyclone IV E series EP4CE115F29C7N.