(Hopefully) simple template for a Verilator SystemVerilog project with a usable testbench
Primary LanguageVerilogBSD 2-Clause "Simplified" LicenseBSD-2-Clause