a training-target implementation of rv32im, designed to be simple and easy to understand
Primary LanguageVerilog