A simple 16-location 8-bit FIFO with different clock domains for Read and Write
Primary LanguageVerilog