VHDL synthetizable UART which can be used to send data to an FPGA
Primary LanguageVHDLGNU General Public License v3.0GPL-3.0
No issues in this repository yet.